Leveraging Hardware Construction Languages for Flexible Design Space Exploration on FPGA

Bruno FERRES

<u>Director:</u> Frédéric ROUSSEAU, Prof. at Univ. Grenoble Alpes <u>Advisor:</u> Olivier MULLER, Associate Prof. at Grenoble INP - Ensimag

System Level Synthesis - TIMA Université Grenoble Alpes



March 23, 2022



Thesis Defense

Bruno FERRES

March 23, 2022 1 / 45

	Context	Proposed Methodologies	QECE	Experiments and Results	Conclusion
--	---------	------------------------	------	-------------------------	------------

Thesis Defense



VCU128 board from Xilinx

Thesis Defense

Bruno FERRES

March 23, 2022 2 / 45



How to program this big circuit?

VCU128 board from Xilinx

Thesis Defense

Bruno FERRES

March 23, 2022 2 / 45



```
Thesis Defense
```

Context Proposed Methodologies QECE Experiments and Results Conclusion

Design Methodologies and Productivity



Circuit level



Thesis Defense

Conclusion

Design Methodologies and Productivity



Circuit level



Logical level



```
Thesis Defense
```



a₀ b a₁ b1 С a₂ b2 a₃ b₃



Circuit level





Register Transfer level





Circuit level



Logical level



Register Transfer level

Improving hardware designers productivity

which innovations do we rely on?

necic		rense
10313	DC	Childe



Circuit level





Logical level

Register Transfer level

Improving hardware designers productivity

- which innovations do we rely on?
- what is productivity when it comes to hardware design?

1 Context and Motivations

- **2** Proposed Methodologies
- **3** Quick Exploration using Chisel Estimators
- 4 Experiments and Results
- 5 Conclusion and Perspectives

Context Proposed Methodologies QECE Experiments and Results Conclusion

Characteristics of Design Methodologies



Productivity and performance criteria for hardware design

Thesis Defense	Bruno FERRES	March 23, 2022	5 / 45



A small history on digital design

- IC mask layout
- (circuit level)



A small history on digital design

- IC mask layout
- (circuit level)

standard cells

(logical level)



A small history on digital design

- IC mask layout
- (circuit level)
- standard cells
- (logical level)

Democratization of the HDLs

 Hardware Description Languages (Register Transfer Level)



A small history on digital design

- IC mask layout
- (circuit level)
- standard cells
- (logical level)

Democratization of the HDLs

 Hardware Description Languages (Register Transfer Level)

Existing alternatives (algorithmic level)

Domain Specific Languages (DSL)



A small history on digital design

- IC mask layout
- (circuit level)
- standard cells

(logical level)

Democratization of the HDLs

 Hardware Description Languages (Register Transfer Level)

Existing alternatives (algorithmic level)

- Domain Specific Languages (DSL)
- High Level Synthesis (HLS)



A small history on digital design

- IC mask layout
 - (circuit level)
- standard cells
- (logical level)

Democratization of the HDLs

 Hardware Description Languages (Register Transfer Level)

Existing alternatives (algorithmic level)

- Domain Specific Languages (DSL)
- High Level Synthesis (HLS)

What now?

How to improve productivity while maintaining performance?

-		Defense
	nesis	Derense

Context Proposed Methodologies QECE Experiments and Results Conclusion

Improving Reusability through Hardware Construction



Simple 8 bit adder

-	 D -1	
	1 1 1 1	ense

Context Proposed Methodologies QECE Experiments and Results Conclusion

Improving Reusability through Hardware Construction



Parametrized functional block

_		D	
	necic		rense
	10313		Childe

Improving Reusability through Hardware Construction





Thesis Defense

Improving Reusability through Hardware Construction



Improving Reusability through Hardware Construction



Hardware Description Languages features

Generic parameters could be used ... but not for everything!

Thesis Defense

Bruno FERRES

March 23, 2022 7 / 45

Improving Reusability through Hardware Construction



Hardware Description limits

Same functionality, but limited sharing possible ...

... low reusability!

Interests of reusability

- Reusable code = productivity increase
- Less code = less error = less debug!

Thesis Defense

Bruno FERRES

March 23, 2022 7 / 45

Improving Reusability through Hardware Construction

Hardware Construction Languages

Designing hardware generators instead of hardware accelerators



_		
	necic	rense
	10313	Children

Improving Reusability through Hardware Construction

Hardware Construction Languages

Designing hardware generators instead of hardware accelerators



class CustomBlock[T <: Data](| Chisel syntax inputBitwidth: Int, outputBitwidth: Int, func: (T, T) => T) extends Module { ... }

Improving Reusability through Hardware Construction



	- No.	
nesis	De	rense

Conclusion

Hardware Construction Languages



HDL/HCL: Hardware Description / Construction Language

Thesis Defense	Bruno FERRES	March 23, 2022	9 / 45

Hardware Construction Languages



Hardware Construction Languages

- high reusability with high level parameters
- controlled variations of architectures
- high level features
 - object oriented programming

HDL/HCL: Hardware Description / Construction Language

Thesis Defense	Bruno FERRES	March 23, 2022	9 / 45

Hardware Construction Languages



Hardware Construction Languages

- high reusability with high level parameters
- controlled variations of architectures
- high level features
 - object oriented programming

Chisel

- based on Scala
 - functional programming
- open-source framework
- active community!

HDL/HCL: Hardware Description / Construction Language

Thesis Defense	Bruno FERRES	March 23, 2022	9 / 45

$$\begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \end{pmatrix} \cdot \begin{pmatrix} b_0 \\ b_1 \\ b_2 \\ b_3 \end{pmatrix} = a_0 b_0 + a_1 b_1 + a_2 b_2 + a_3 b_3$$

Dot Product computation

Context Proposed Methodologies QECE Experiments and Results Conclusion



Context Proposed Methodologies QECE Experiments and Results Conclusion



Conclusion



Conclusion



- which **architecture** is the best for the usecase?
- how many different descriptions do we need?



Experiments and Results

Conclusion

The Importance of Reusability: a Simple Usecase



- which architecture is the best for the usecase?
- how many different descriptions do we need?



Thesis Defense
Context Proposed Methodologies QECE Experiments and Results

Conclusion

Hardware Construction Languages for Design Space Exploration



Standard Chisel emission flow

_		-	
	hesis	l)ei	ense
	10313		Chise

Hardware Construction Languages for Design Space Exploration



Iterating on the Chisel description

Iterating on the emission parameters

Chisel for Design Space Exploration

Two possible approaches:

- iterate on the Chisel description itself
- exhibit controlled variations of architecture through high level parameters

Hardware Construction Languages for Design Space Exploration

Exploring the Dot Product Implementations

Identified parameters:

- use registers for pipelining?
- how many multipliers should be used in parallel?

Hardware Construction Languages for Design Space Exploration

Exploring the Dot Product Implementations

Identified parameters:

- use registers for pipelining?
- how many multipliers should be used in parallel?

c]	ass DotProduct(Chisel	syntax
	useRegisters:	Boolean,		
	parallelism:	Int		
)	<pre>extends Module {</pre>	}		

Problem Statement

- What can HCLs bring to hardware developers?
- How can HCLs help building efficient DSE processes?

Problem Statement

- What can HCLs bring to hardware developers?
- How can HCLs help building efficient DSE processes?

Positioning

- Public: hardware developers / design experts
- **Target:** Field-Programmable Gate Array devices
- Goal: increase reusability of designs and provide features to build expertise-based design processes
- Approach: provide a flexible design space exploration framework based on the usage of Chisel

- 1 Context and Motivations
- **2** Proposed Methodologies
- **3** Quick Exploration using Chisel Estimators
- 4 Experiments and Results
- 5 Conclusion and Perspectives

Dual-methodology for efficient HCL-based DSE:

Dual-methodology for efficient HCL-based DSE:

- meta design how to build explorable generators?
 - how to define the useful parameters?
 - how to use them to build a generator?



Contributions

Dual-methodology for efficient HCL-based DSE:

- meta design how to build explorable generators?
 - how to define the useful parameters?
 - how to use them to build a generator?
- meta exploration how to efficiently explore them?
 - how to expose the design space?
 - how to estimate the quality of an implementation?
 - how to scan and compare multiple implementations?



Generator design process based on prior analysis of algorithm and target.



Generator design process based on prior analysis of algorithm and target.



Algorithm Analysis

Study the implemented algorithm, and its interactions with the target.

T	hesis	Defense
	ilesis	Derense

Generator design process based on prior analysis of algorithm and target.



Architecture Schemes

Define the hierarchy of components to be used in the built generator.

-		Defense
	nesis	Derense

Generator design process based on prior analysis of algorithm and target.



Parameter Definition

Exhibit high level parameters to build meaningful generators.

-		D	
	nesis	Dei	rense

Generator design process based on prior analysis of algorithm and target.



Generator Description

Describe an accelerator generator based on the defined parameters.

 	D-£	
1 PSIS	1 10 10	EIISE.

Generator design process based on prior analysis of algorithm and target.



Design Validation

Validate the behaviour of (some of) the generated accelerators.

T	hesis	Defense
	ilesis	Derense

Algorithm: GEMM (General Matrix Multiply)

$$f: \mathbb{N} \times \mathbb{N} \times \mathcal{M}_n \times \mathcal{M}_n \times \mathcal{M}_n \to \mathcal{M}_n$$
$$(\alpha, \beta, A, B, C) \mapsto \alpha \cdot A \times B + \beta \cdot C$$



Algorithm: GEMM

 $\alpha \cdot \mathbf{A} \times \mathbf{B} + \beta \cdot \mathbf{C}$



Targeted temporal behaviour:



Using users expertise for algorithm analysis

Thesis Defense	Bruno FERRES	March 23, 2022	16 / 45

Algorithm: GEMM

 $\alpha \cdot \mathbf{A} \times \mathbf{B} + \beta \cdot \mathbf{C}$



Architecture choices:





Three parameters identified:

- architectural parameters
 - capacity of the bus
 - width of the elements
- applicative parameters
 - matrix dimension



text	Proposed Methodologies	QECE	Experiments and Results	Conclusion
mple	Usecase			
Three	e parameters identified: architectural parameters capacity of the bus width of the elements applicative parameters matrix dimension	Algorithm Analysis	Architecture Schemes Definition	Generator Description Validation
clas	ss GemmModule(
	busWidth:	Int,		
	elementWidth:	Int,		
	dimension:	Int		
) <u>e</u> z	<pre>xtends Module {.</pre>	}		

ntext	Proposed Methodologies	QECE	Experiments	and Results	Conclusion
imple (Jsecase				
Three a	parameters identified: rchitectural parameters capacity of the bus width of the elements pplicative parameters matrix dimension	Algorithm Analysis	Architecture Schemes	Parameter Definition General Descript	or Design Validation
clas	<mark>s</mark> GemmModule(
	busWidth:	Int,			
	elementWidth:	Int,			
	dimension:	Int			
) <mark>e</mark> x	<pre>tends Module {.</pre>	}			

Design validation is not much changed with respect to HDL flows

Context	Proposed Methodologies	QECE	Experiments and Results	Conclusion
Meta I	Exploration			



From Meta Design to Meta Exploration

How to efficiently use the built generators for exploration?

_		-		
	hesis	1)@	ter	ISA
	10313			50

Meta Exploration

Exploration process exploiting both exposed design space and user knowledge.



Meta Exploration

Exploration process exploiting both exposed design space and user knowledge.



Two step approach

- expose the design space to explore
- define how to explore it for a particular use case

Thesis Defense

Bruno FERRES

March 23, 2022 17 / 45

Meta Exploration — Design Space Exposition

Designer-based approach

Expose an interesting design space to be explored.



Context	Proposed Methodologies	QECE	Experiments and Results	Conclusion	
Simple	e Usecase				
Evr	osing the mote des	an space			

Exposing the meta design space:

c]	lass GemmModule	(
	<pre>@pow2(5, 10)</pre>	busWidth: In	t,
	@enum (32)	elementWidth: In	t,
	<pre>@pow2(4, 10)</pre>	dimension: In	t
)	extends Module	with Explorable	

Context	Proposed Methodologies	QECE	Experiments and Results	Conclusion
Simple	e Usecase			
Exp	posing the meta de	sign space:		
cla	ass GemmModule(
	<pre>@pow2(5, 10)</pre>	busWidth:	Int,	
	<mark>@enum</mark> (32)	elementWi	dth: Int,	
	<pre>@pow2(4, 10)</pre>	dimension	: Int	
) (extends Module	with Expl	orable	
	busWidth $\in \{2^5$	$5, 2^6, 2^7, 2^8, 2^9$	$^{9}, 2^{10}\}$	(6 values)
	elementWidth	\in {32}		(1 value)

dimension $\in \{2^4, 2^5, 2^6, 2^7, 2^8, 2^9, 2^{10}\}$ (7 values)

Context	Proposed Methodologies	QECE	Experiments and Results	Conclusion
Simple	e Usecase			
_				
Exp	oosing the meta des	ign space:		
cla	ass GemmModule(
	<mark>@pow2</mark> (5, 10) k	ousWidth:	Int,	
	<mark>@enum</mark> (32) e	elementWi	dth: Int,	
	<mark>@pow2(4, 10)</mark> c	limension	: Int	
) (extends Module w	with Expl	orable	
	busWidth $\in \{2^5,$	$2^6, 2^7, 2^8, 2$	$^{9},2^{10}\}$	(6 values)
	elementWidth	∈ {32}		(1 value)

dimension $\in \{2^4, 2^5, 2^6, 2^7, 2^8, 2^9, 2^{10}\}$ (7 values)

A $6 \times 7 = 42$ implementations wide design space is exposed

Meta Exploration — Strategy Definition

Functional approach

Describe an exploration strategy as a composition of basic steps



Meta Exploration — Strategy Definition

Functional approach

Describe an exploration strategy as a composition of basic steps



-	D -J	
	1 10	ense

Meta Exploration — Strategy Definition

Functional approach

Describe an exploration strategy as a composition of basic steps

Each step relies on two main notions:

- the metrics of interest and their estimators
- the algorithm to scan the design space and produce a new one

Algorithm analysis:

Matrix multiply algorithm is computation intensive.

Algorithm analysis:

Matrix multiply algorithm is computation intensive.



	Datamaa.
nesis	Derense

Algorithm analysis:

Matrix multiply algorithm is computation intensive.



hocic	De	fores
ilesis	De	iense



Example of meta exploration strategy




Example of meta exploration strategy

Step 1

Estimate the DSP usage at high level for efficient pruning

	- A	
nesis	Dei	rense



Example of meta exploration strategy

Step 2

Gradient approach and syntheses to find a realistic solution

	D-£	
10SIS		PHSP





Example of meta exploration strategy

Synthesis

Dual-methodology for efficient HCL-based DSE.

... but how to demonstrate its usability?

Thesis Defense	Bruno FERRES	March 23, 2022	23 / 45

- 1 Context and Motivations
- 2 Proposed Methodologies
- **3** Quick Exploration using Chisel Estimators
- 4 Experiments and Results
- 5 Conclusion and Perspectives

Building a Demonstrator

Technical contribution

- build a demonstrator for the proposed methodology
- leverage Scala features for expertise-based DSE
- provide a functional API for concise definition of design processes
 - focus on providing a flexible API
- open-source code!

Proposed Framework

QECE (Quick Exploration using Chisel Estimators)

- allows estimations at different abstraction levels
- provides a functional exploration API
- built-in libraries of estimators and strategies
- provided as an open-source Scala package
 - can be imported in any Chisel-based project
 - provided with an applicative benchmark

Context Proposed Methodologies **QECE** Experiments and Results Conclusion

QECE Structure and API



Standard Chisel design flow

Thesis Defense	Bruno FERRES	March 23, 2022	27 / 45

Context Proposed Methodologies QECE Experiments and Results Conclusion

QECE Structure and API



Integrating estimators in Chisel

Thesis Defense	Bruno FERRES	March 23, 2022	27 / 45

Context Proposed Methodologies **QECE** Experiments and Results Conclusion

QECE Structure and API



Proposed HCL-based DSE approach

Thesis	Detense	
1110313	Derense	

Metrics of interest

- resource usage
- operating frequency
- quality of service
- custom metrics

LUT, FF, DSP, BRAM MHz, ns error rate latency, throughput, ...

Built-in Estimators

Metrics of interest

- resource usage
- operating frequency
- quality of service
- custom metrics

LUT, FF, DSP, BRAM MHz, ns error rate latency, throughput, ...

Estimation methodologies

- Graph level
 - resource usage
 - custom metrics
- Simulation level
 - quality of service
- Register Transfer Level

characterized library analytical formulas

empirical approach

resource usage & operating frequency synthesis results

Functional exploration

Strategies can be built by composing basic exploration steps

Built-in Strategies

Functional exploration

Strategies can be built by composing basic exploration steps

Library of basic steps:

- exhaustive function map
- exhaustive sort
- exhaustive prune
- gradient-based sort
- quick pruning

Simple Usecase: Demonstrating QECE Expressivity



Thesis Defense	Bruno FERRES	March 23, 2022	30 / 45

Simple Usecase: Demonstrating QECE Expressivity



Defense	Brun
---------	------

Thesis

Simple Usecase: Demonstrating QECE Expressivity



Context

Simple Usecase: Demonstrating QECE Expressivity



Implementing an exploration strategy with QECE

- only a few lines of code
- each step can be tuned finely

Proposed Framework

Technical contributions

- QECE is proposed as an operational open source library¹
 - embedded libraries to build estimation and exploration processes
 - complex processes can be described in a concise way
 - article to be submitted to ACM TODAES to demonstrate usability
- an applicative benchmark has been developed for demonstrations

¹https://gricad-gitlab.univ-grenoble-alpes.fr/tima/sls/projects/

- **1** Context and Motivations
- 2 Proposed Methodologies
- **3** Quick Exploration using Chisel Estimators
- 4 Experiments and Results
- 5 Conclusion and Perspectives

Applicative Benchmark

Custom benchmark of significant FPGA kernel generators, including:

GEMM (General Matrix Multiply)

Image processing

Black Scholes computation unit

Finance

Demonstration goal

Compare different exploration strategies for a GEMM-based usecase:

- FPGA target board: Xilinx VC709
- maximize the throughput on the given board



Exhaustive strategy





Thesis Defense

Strategy	Best throughput	#(space)	#synth (#timeout)	Time	Speed-up
Exhaustive	231.334 GOp/s		41 (19)	13h51m56s	-
Pruning	231.334 GOp/s	41	26 (7)	08h52m00s	$\times 1.5$
Gradient	231.334 GOp/s		6 (1)	03h21m06s	×4.1

Strategy	Best throughput	#(space)	#synth (#timeout)	Time	Speed-up
Exhaustive	231.334 GOp/s		41 (19)	13h51m56s	-
Pruning	231.334 GOp/s	41	26 (7)	08h52m00s	$\times 1.5$
Gradient	231.334 GOp/s		6 (1)	03h21m06s	×4.1





Strategy	Best throughput	#(space)	#synth (#timeout)	Time	Speed-up
Exhaustive	231.334 GOp/s		41 (19)	13h51m56s	-
Pruning	231.334 GOp/s	41	26 (7)	08h52m00s	$\times 1.5$
Gradient	231.334 GOp/s		6 (1)	03h21m06s	×4.1



Results

- reduced the number of syntheses
- found the same optimum

Black Scholes Model

Black Scholes model is used to estimate the price of an option:

- based on the Monte Carlo method
- accuracy depends on the number of samples
- latency depends on the number of parallel cores
- need for an applicative model to define the quality of service

```
class BlackScholes(
    @resource @qos @linear(8, 32) dynamic: Int,
    @resource @qos @linear(8, 32) precision: Int,
    @qos @pow2(5, 10) nbIteration: Int,
    @qos @pow2(1, 6) nbEuler: Int,
    @resource @pow2(2, 10) nbCore: Int
) extends Module with Explorable {...}
```

Black Scholes Model

Black Scholes model is used to estimate the price of an option:

- based on the Monte Carlo method
- accuracy depends on the number of samples
- latency depends on the number of parallel cores
- need for an applicative model to define the quality of service

Application Specific Exploration

Two concerns for the exploration:

- respect an error rate threshold *i.e.* < 5%
- select the implementation with the best throughput

Black Scholes Model

Black Scholes model is used to estimate the price of an option:

- based on the Monte Carlo method
- accuracy depends on the number of samples
- latency depends on the number of parallel cores
- need for an applicative model to define the quality of service

Application Specific Exploration

Two concerns for the exploration:

- respect an error rate threshold *i.e.* < 5%
- select the implementation with the best throughput
- 5 generation parameters \Rightarrow 202,500 implementations
 - \hookrightarrow need for an intelligent strategy to explore them

Implemented Exploration Strategy

Based on 5 sequential steps, including:

_		-	
	hesis	l)et	ense
	10313	DC	Chise

Implemented Exploration Strategy

Based on 5 sequential steps, including:

- quality of service based pruning
- synthesis based sorting

- \simeq 37h (\approx 22, 500 simulations)
- \simeq 30 min (only 27 actual syntheses)

Implemented Exploration Strategy

Based on 5 sequential steps, including:

quality of service based pruning

 \simeq 37h (\approx 22, 500 simulations)

synthesis based sorting

 \simeq 30 min (only 27 actual syntheses)

Rank	Parameters	Error	Throughput	Area		Frequency
			$(est.s^{-1})$	Max %	Resource	Frequency
1	[12, 21, 64, 2, 64]	5.34%	125.06	25%	DSP	250.13 MHz
2	[12, 20, 64, 2, 64]	4.6%	125.06	25%	DSP	250.13 MHz
3	[12, 22, 64, 2, 64]	6.54%	125.03	25%	DSP	250.06 MHz
4	[13, 21, 64, 2, 64]	6.06%	125.03	25%	DSP	250.06 MHz
5	[12, 22, 64, 2, 32]	5.34%	62.53	12.5%	DSP	250.13 MHz

Synthesis on the Experiments

Synthesis

QECE usability has been demonstrated on multiple usecases:

Synthesis on the Experiments

Synthesis

QECE usability has been demonstrated on multiple usecases:

different exploration strategies have been compared

Synthesis on the Experiments

Synthesis

QECE usability has been demonstrated on multiple usecases:

- different exploration strategies have been compared
- various concerns and objectives have been considered
Synthesis on the Experiments

Synthesis

QECE usability has been demonstrated on multiple usecases:

- different exploration strategies have been compared
- various concerns and objectives have been considered
- the sources for the experiments can be **found online**

Synthesis on the Experiments

Synthesis

QECE usability has been demonstrated on multiple usecases:

- different exploration strategies have been compared
- various concerns and objectives have been considered
- the sources for the experiments can be **found online**

Doing so, we also demonstrated the conciseness of the approach

- 1 Context and Motivations
- 2 Proposed Methodologies
- **3** Quick Exploration using Chisel Estimators
- 4 Experiments and Results
- **5** Conclusion and Perspectives

Conceptual contributions

- HCL-based design flow based on a dual-methodology
- Functional approach for design space exploration
- Productivity increases thanks to:
 - HCLs, which improve reusability
 - QECE, with concise and powerful DSE processes

Contributions

Conceptual contributions

- HCL-based design flow based on a dual-methodology
- Functional approach for design space exploration
- Productivity increases thanks to:
 - HCLs, which improve reusability
 - QECE, with concise and powerful DSE processes

Technical contributions

- **PoC** framework: **QECE** (*Quick Exploration using Chisel Estimators*)
 - built-in libraries of estimators and exploration strategies
 - allows defining complex strategies in a concise way
- Demonstration benchmark: set of FPGA kernel generators
- Both projects are open-sourced in TIMA/SLS gitlab¹

¹https://gricad-gitlab.univ-grenoble-alpes.fr/tima/sls/projects/

Perspectives

Estimation features

- improve the provided estimators
 - better timing estimators
 - machine learning approaches
- introduce other metrics & estimation methodologies
 - routability, memory usage and other technological concerns
 - provide multiple ways to estimate the metrics
- provide direct feedback and hints to the users
 - quick feedback on routability and resource usage
 - estimate of the critical areas of a design

Perspectives

Exploration features

- improve the library of exploration strategies
 - (e.g. reinforcement learning, genetic algorithms, ...)
- provide visualization models for the users
- allow hierarchical explorations
 - could be used to build Systems on Chip
 - would cope with our flexible approach
- demonstrate on a more realistic usecase
 - could consider an industrial usecase
 - explore our custom MultiLayer Perceptron generator

International Conferences and Workshops:

 Chisel Usecase: Designing General Matrix Multiply for FPGA Bruno Ferres, Olivier Muller, Frédéric Rousseau. In Proc. of the 16th International Symposium on Applied Reconfigurable Computing (ARC2020), Toledo, Spain, 2020.

 Integrating Quick Resource Estimators in Hardware Construction Framework for Design Space Exploration

Bruno Ferres, Olivier Muller, Frédéric Rousseau. In *Proc. of the* 32^{*nd*} *International Workshop on Rapid System Prototyping* (**RSP'21**).

Journal Articles (to be submitted):

Chisel Framework for Flexible Design Space Exploration through a Functional Approach

Bruno Ferres, Olivier Muller, Frédéric Rousseau. In ACM Transactions on Design and Automation of Electronic Systems (TODAES), 2022.

Thank you for your attention...



ima

Thesis Defense

Bruno FERRES

March 23, 2022 45 / 45

Thank you for your attention...

...now it's question time!





Thesis Defense

Bruno FERRES

March 23, 2022 45 / 45

APPENDICES

Thesis Defense

Bruno FERRES

March 23, 2022 46 / 45

Abstraction Levels for Digital Design



Gajski-Khun chart [GK83]¹

¹Gajski and Kuhn, "New VLSI Tools", in Computer, 1983

Thesis Defense

Bruno FERRES

State of the Art: DSE Approaches and Tools

- No other approach proposing a flexible and functional approach for defining design space exploration strategies
- Many approaches for HLS-based DSE (e.g. [PBMR14]¹) and DSL-based DSE (e.g. [NKO19]²)
- Dovado leverages HDL parameters for exploration ([PCS21]³)

Thesis Defense

¹Prost-Boucle *et al.*: "Fast and standalone Design Space Exploration for High-Level Synthesis under resource constraints.", in *Journal of Systems Architecture*, 2014

²Nardi et al.: "Practical Design Space Exploration.", in International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2019

³Paletti *et al.*: "Dovado: An Open-Source Design Space Exploration Framework.", in *International Parallel and Distributed Processing Symposium Workshops*, 2021

State of the Art: Estimation and Exploration

- a lot of research on estimation methodologies (e.g. [SJ08]¹)
- we only consider sequential strategies at the moment ([SR18]²)
- different types of strategies considered ([SW20]³)

meta heuristics, dedicated heuristics and supervised learning

graph analysis — cannot be applied directly with HCLs

Thesis Defense

¹Schumacher *et al.*: "Fast and accurate resource estimation of RTL-based designs targeting FPGAS.", in *International Conference on Field Programmable Logic and Applications*, 2008

²Shatanaa *et al.*: "Design Space Exploration for Architectural Synthesis — A Survey.", in *Recent Finding in Intelligent Computing Techniques*, 2018

³Schaffer *et al.*: "High-Level Synthesis Design Space Exploration: Past, Present, and Future.", in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2020

What about SystemVerilog?

- a lot of interesting features (POO, UVM, ...) for simulation purposes
- some interesting features for circuit description:
- ...but no powerful features such as POO or functional programming for circuit description

- based on a C++ library
- used at system level to model the behaviour of complex systems
 - a lot simulation features at different levels (register transfer level, transaction level, platform level)
 - useful for co-design and virtual prototyping
- HLS tools can generate components from algorithmic descriptions
- power features (POO, templates, ...) for simulation and prototyping
 - but limited performances on circuit descriptions
 - semantic and approach are tightly coupled to simulation

Generic Implementation with Verilog



```
module adder
  #(parameter IN_WIDTH=8,
    parameter OUT_WIDTH=8)
  (input [IN_WIDTH-1:0] op1,
    input [IN_WIDTH-1:0] out);
    localparam MAX = 1 << OUT_WIDTH - 1;
    wire [IN_WIDTH:0] tmp;
    tmp = op1 + op2
    out = tmp > MAX ?
        MAX : tmp[OUT_WIDTH-1:0] ;
end module
```



```
module sub
    #(parameter IN_WIDTH=8,
        parameter OUT_WIDTH=8)
    (input [IN_WIDTH-1:0] op1,
        input [IN_WIDTH-1:0] op2,
        output [OUT_WIDTH-1:0] out);
    out = op1 - op2;
end module
```

- Rocket Chip Generator
- BOOM²
- Edge TPU (from Google)
- DANA
- Gemmini
- ...

RISC-V in-order generator RISC-V out-of-order generator AI Inference Accelerator Multilayer Perceptron Accelerator for Rocket Systolic-array Accelerator Generator

¹From https://www.chisel-lang.org/community.html ²Berkeley Out-of-order Machine

Thesis Defense

Bruno FERRES

March 23, 2022 53 / 45

Building a Functional Block in Chisel

```
class CustomBlock[T <: Data](gen: T)(</pre>
    inputBitwidth: Int,
    outputBitwidth: Int,
    func:
                     (T, T) => T
) extends Module {
    val io = IO(new Bundle {
        val op1 = Input(UInt(inputBitwidth.W))
        val op2 = Input(UInt(inputBitwidth.W))
        val out = Input(UInt(outputBitwidth.W))
    })
    io.out := func(
        io.op1.asTypeOf(gen),
        io.op2.asTypeOf(gen)
    ).asTypeOf(io.out)
}
val adder
            = new CustomBlock(SInt(8.W))(8, 4, _ + _)
            = new CustomBlock(UInt(6.W))(6, 6, _ - _)
val sub
```

Hardware Construction Languages and Productivity



Hype Cycle from Gartner¹

¹From https://www.gartner.com

Thesis Defense

Bruno FERRES

March 23, 2022 55 / 45

Rough approximation of productivity gain, based on our personal experiences

	Methodology				
Criterion	HDL	HCL			
Learning	weeks	days	weeks (days)		
Mastering	months	months	months (months)		
Design	days	hours	days		
Optimization	days	days	days		
Debug	days	days	days		
Reuse	days	days	hours		

Feedback on the use of Hardware Construction Languages

3 years expertise on Chisel usage, with:

- two PhD students
- four engineer interns

Thesis Defense

Exploring an accelerator generator

Standard DSE methodologies not applicable for HCLs:

- HLS-based methodologies use inferences
- HDL-based methodologies does not consider high level parameters

Exploring an accelerator generator

Standard DSE methodologies not applicable for HCLs:

- HLS-based methodologies use inferences
- HDL-based methodologies does not consider high level parameters

Purpose of an HCL-based DSE methodology

- shall take advantage of the HCL features
 - module generation
 - high-level programming features
- expertise-based approach

GEMM Architecture



Chosen memory architecture

T	hesis	Defense
	ilesis	Defense

GEMM Architecture



Chosen computation unit architecture

_			
	hesis	Detense	
		0010100	

```
class FftModule(
    @pow2(1, 10) parallelism: Int,
    @enum(32) elementWidth: Int,
    @enum(SIZE) size: Int
) extends Module { ... }
```

Exposing Fast Fourier Transform design space

Size	Strategy	Best throughput	#(space)	#synth (#timeout)	Time	Speed-up
	Exhaustive	1.767 Tb/s		7 (0)	00h22m45s	-
128	Pruning	1.767 Tb/s	7	7 (0)	00h24m14s	×0.94
	Gradient	1.767 Tb/s		3 (0)	00h19m51s	×1.15
512	Exhaustive	5.479 Tb/s		9 (0)	02h11m51s	-
	Pruning	5.479 Tb/s	9	9 (0)	03h17m52s	×0.66
	Gradient	5.479 Tb/s		3 (0)	02h18m29s	×0.95

Size	Strategy	Best throughput	#(space)	# synth (#timeout)	Time	Speed-up
	Exhaustive	1.767 Tb/s		7 (0)	00h22m45s	-
128	Pruning	1.767 Tb/s	7	7 (0)	00h24m14s	×0.94
	Gradient	1.767 Tb/s		3 (0)	00h19m51s	$\times 1.15$
512	Exhaustive	5.479 Tb/s		9 (0)	02h11m51s	-
	Pruning	5.479 Tb/s	9	9 (0)	03h17m52s	×0.66
	Gradient	5.479 Tb/s		3 (0)	02h18m29s	×0.95

Results

found the same optimum

Size	Strategy	Best throughput	#(space)	# synth (#timeout)	Time	Speed-up
	Exhaustive	1.767 Tb/s		7 (0)	00h22m45s	-
128	Pruning	1.767 Tb/s	7	7 (0)	00h24m14s	×0.94
	Gradient	1.767 Tb/s		3 (0)	00h19m51s	$\times 1.15$
512	Exhaustive	5.479 Tb/s		9 (0)	02h11m51s	-
	Pruning	5.479 Tb/s	9	9 (0)	03h17m52s	×0.66
	Gradient	5.479 Tb/s		3 (0)	02h18m29s	×0.95

Results

- found the same optimum
- but only consider a small design space
 - only one meaningful parameter (parallelism)
 - hence complex strategies are slower

Size	Strategy	Best throughput	#(space)	# synth (#timeout)	Time	Speed-up
	Exhaustive	1.767 Tb/s		7 (0)	00h22m45s	-
128	Pruning	1.767 Tb/s	7	7 (0)	00h24m14s	×0.94
	Gradient	1.767 Tb/s		3 (0)	00h19m51s	$\times 1.15$
512	Exhaustive	5.479 Tb/s		9 (0)	02h11m51s	-
	Pruning	5.479 Tb/s	9	9 (0)	03h17m52s	×0.66
	Gradient	5.479 Tb/s		3 (0)	02h18m29s	×0.95

Results

- found the same optimum
- but only consider a small design space
 - only one meaningful parameter (parallelism)
 - hence complex strategies are slower
- need to compare different element widths and problem sizes
 - need an applicative model to do so!

```
class BlackScholes(
    @resource @qos @linear(8, 32) dynamic: Int,
    @resource @qos @linear(8, 32) precision: Int,
    @qos @pow2(5, 10) nbIteration: Int,
    @qos @pow2(1, 6) nbEuler: Int,
    @resource @pow2(2, 10) nbCore: Int
) extends Module with Explorable {...}
```

Exposed design space

Meta Exploration Strategy for Black Scholes

```
val builder = StrategyBuilder()
val strategy = builder.buildStrategy(
  context.quickPrune[BlackScholes](
    QualityOfService.simulation.
    _.error > 0.05,
    metric = Some(new gos)
  ),
  context.reduceDimension[BlackScholes](new resource, true),
  context.map[BlackScholes](Transforms.latency),
  context.sort[BlackScholes](<@TransformSeq.empty,</pre>
    m => m("dynamic") + m("precision") + m("nbCore"),
    (_ < _)
  ),
  context.gradient[BlackScholes](
    TransformSeq.synthesis ++ Transforms.throughput
    func = _("throughput"),
    cmp = (_ > _)
  )
```

Expertise-based exploration strategy

Error threshold	Number of impl.	Strategy	Exploration time	Speed-up
E0/	202500	Exhaustive pruning	46h29m19s	-
570	202500	Quick pruning	32h59m29s	imes1.40
20%	202500	Exhaustive pruning	46h21m42s	-
2 /0	202500	Quick pruning	48h46m53s	×0.95

Comparing the pruning strategies over Black Scholes kernels

Meta Exploration Strategy for Black Scholes



Comparing the accuracy of the pruning strategies on Black Scholes